

**WHAT IS CLAIMED IS:**

1. An integrated circuit comprising:  
a memory array organized in pages of a first width, which memory array is addressable as pages of the first width and addressable as pages of a second width that is an additional width greater than the first width; wherein, when addressable as pages of the second width, the additional width of each page of the second width is mapped into at least one associated page of the first width.
2. The invention defined in claim 1 wherein:  
when addressed as pages of the second width, each respective page is addressable as a respective basic page of the first width and as a respective extended page of a width smaller than the first width.
3. The invention defined in claim 2 wherein:  
when addressed as pages of the second width, the memory array is configured to map each extended page into a corresponding portion of a corresponding basic page.
4. The invention defined in claim 1 wherein:  
the memory array, when first addressed as pages of the second width, is configured to map the additional width of each respective page of the second width into a respective associated page of the first width.
5. The invention defined in claim 1 wherein:  
the memory array comprises a non-volatile memory array.
6. The invention defined in claim 5 wherein:  
the memory array comprises a non-volatile memory array.
7. The invention defined in claim 1 wherein:  
the non-volatile memory array comprises passive element memory cells.

- 20 -

16. The invention defined in claim 8 wherein:

17. An integrated circuit comprising:

an address translation block for translating an address that references an effective location within a page that is greater than its page width  $2^w$  by up to an additional width  $2^x$ , into a corresponding address that references a corresponding location within a corresponding page of width  $2^w$ :

18. The invention defined in claim 17 wherein:

the address translation block is configured to map the  $2^D$  extended pages of width  $2^X$  into a group of  $2^{D-(W-X)}$  basic pages of width  $2^W$ .

19. The invention defined in claim 18 wherein:  
the group of  $2^{D-(W-X)}$  basic pages into which the extended pages are mapped  
are contiguous pages located at one end of the memory array.
20. The invention defined in claim 19 wherein:  
the respective extended pages of a plurality of adjacent pages are mapped into  
a single basic page.
21. The invention defined in claim 19 wherein:  
the memory array comprises a non-volatile memory array.
22. The invention defined in claim 18 wherein:  
the group of  $2^{D-(W-X)}$  basic pages into which the extended pages are mapped  
are non-contiguous pages comprising at least two groups of at least one  
page per group within the memory array.
23. The invention defined in claim 18 wherein:  
X is within the range 3 to 5; and  
W is within the range 6 to 12.
24. The invention defined in claim 17 wherein:  
the memory array comprises a non-volatile memory array of passive element  
memory cells.
25. The invention defined in claim 17 wherein:  
the memory array comprises a plurality of sub-arrays.
26. The invention defined in claim 17 wherein:  
each page location comprises a plurality of memory cells.
27. The invention defined in claim 26 wherein:  
the plurality of memory cells comprising each page location are distributed  
among at least two sub-arrays.
28. The invention defined in claim 26 wherein:



N is within the range 6 to 12.

the memory array comprises a non-volatile memory array.

the memory array comprises a plurality of sub-arrays.

each memory location comprises a plurality of memory cells distributed among at least two memory sub-arrays.

a memory array addressable as a plurality P1 of pages of a width S1 defining a corresponding number of bits N1, and also addressable as a plurality

P2 of pages of a width S2 defining a corresponding number of bits N2;  
wherein P1 is not equal to P2, and S1 is not equal to S2.

N1 substantially equals N2.

S2 is larger than S1.

$(S2 - S1)$  is an integral power of two.

S2 is equal to 528.

48. The invention defined in claim 47 wherein:  
each dually-addressable memory location, once any of such locations is  
addressed at its respective second row address and respective second

